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Design Considerations of 200V CMOS Transistors 
ABSrRACT 
A 200 volt CMOS structure, integrated with low voltage, 
CMOS, logic circuitry on the samP, chip, was designed based up-
on a novel 100 volt CMOS device design. The 100 volt structures, 
introduced by Bell Labs in 1985, provided the necessary logic 
• 
functions and high voltage capability to drive the flat, 
monochrome, ac plasma panel. The technology was completely 
CMOS, unlike others which incorporated various aspects of MOS-
FETs, bipolar transistors, and/or dielectric isolation. The 
high voltag~ and low voltage CMOSFETs were made using a nominal 
3.5 micron, self-aligned twin tub, CMOS process. The next gen-
eration of driver chips require$ the 200 volt capability which 
would allow the creation of the color panel. The object of 
this article is to describe the design of a -200 volt p-channel 
and 200 volt n-channel MOSFET. The main consideration is to 
provide a design that will not alter the present wafer proces-
sing significantly. 
1 
Jay Sherfey 
Spring 1987 
INTRODUCTION, 
A 200 volt CMOS structure, integrated with low voltage, 
C~OS, logic circuitry on the sam~ chip, was designed based up-
on a novel 100 volt CMOS device design. The 100 volt structure 
introduced by Bell Labs in 1985, provide~ the necessary logic 
functions and high voltage capability to drive the flat, 
monochrome, ac plasma panel. The technology was completely 
CMOS, unlike others which incorporated various aspects of MOS-
FETs, bipolar transistors, and/or dielectric isolation. The 
high voltage and low voltage CMOSFETs were made using a nominal 
J,5 micron, self-aligned twin tub, CMOS process. The next zen-
eration of driver chips requires the 200 volt capability which 
would allow the creation of the color panel. The object of 
this article is to describe the design of a -200 volt p-channel 
and 200 volt n-channel MOSFET. The main consideration is to 
provide a design that will not alter the present wafer proces-
sing significantly. 
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HISTORY1 
Th• basic desi~n of the 100 volt CMOS device• appears ln 
Fi~ure 1. w. Meyer, et. al., achieved the 100 volt capability 
by joining a drift region structure to a MOSFET and isolatino 
the various components in a p well. 
Ficur, t 
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Examination of Figure 1 shows how these MOSFETs attain 
a 100 volt breakdown. They are composed of two lateral, 
linearly graded diodes, a vertical linearly graded diode, and 
a 1 micron thick silicon dioxide layer under the polysilicon 
gate at the drain. The effort to increase the voltage capability 
of the p-channel and n-channel FETs is focused upon the 
three p-n ju~ctions that make up each of these devices. The 
first, A, ,for both FET structures, is the drain-to-source diode. 
The second, B, is the drain-to-n+ guard ring diode for the 
3 
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p-chann•l device and th• aource-to-n+ ouard rino diode for 
then-channel device. Finally, the substrate top-well junction, 
c, must be considered. When a reverse bias is applied aero•• 
the junctions, the breakdown voltao• has been demonstrated to be 
in excess of 100 volts. Furthermore, it has been observed that 
the drain-to-source breakdown volta;e is the limitin9 factor 
for the MOSFET operation. Whatever is done, therefore, to 
enhance the drain-to-source reverse volta9e capability will 
enhance the second and third junctions. 
The breakdown voltage is the bulk breakdown of the 
linearly graded diode due to avalanche multiplication. Premature 
breakdown and 'walkout', however, occur depending on the posi-
tion of the p-tub/n-tub junction relative to the field oxide/ 
gate oxide boundary. The mechanism is charge injection into 
the gate oxide due to a high electric field located at the 
surface beneath the gate oxide. 'Walkout' is the tendancy 
of the premature breakdown voltage to increase with increased 
reverse bias until the bulk breakdown limit is reached. The 
charge injected into the oxide decreases the electric field 
and allows 'walkout' to occur. Furthermore, if the position 
of the junction boundary is beneath the field oxide, the MOSFET 
will require excessive voltage to be turned on. 
To achieve a 200 volt operational breakdown voltage 
the devices are to withstand 225 volts to 250 volts. The 
4 
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issues ar• th• impurity concentrations in the tubs, 
especially at the junctions, and the depletion widths 
required to satisfy the established theory of linearly 
graded diodes at the desired breakdown voltage. The 
difficulty in attempting to increment the operatin9 
voltage, from 100 volts to 200 volts, is maintaining the 
proper breakdown across all three junctions for each 
device, while remaining within the confines of the 
present process (to be outlined later). This is part-
icularly hard while attempting to maintain the dimensions 
of the transistors in the 100 volt design. A listing 
appears below. 
Gate Length 
Gate Width 
10 um 
100 um 
Drift Region 10 um 
Based upon the analyse thus far, the most critical 
junction is the drain-to-source junction. 
THEORY: 
First, avalanche multiplication (or impact ionization) 
is considered to be the breakdown mechanism. Following the 
',J 
5 
analysis o! s. Sze, it can be stated that it the electric 
field in the depletion region with width Wis high enough, 
then the electron-hole pairs are generated by the impact 
ionization process. The breakdown condition is given by 
w rJ., e~p [- r C ti.,- ~ .. ) ~ ·] J,,_ • I ( 1 ) 
• 
for holes and 
'y/ tJ J 
d.., e~p [- ~ ( d.,. • at.,) J,' d'} • I 
._, 
( 2) 
'I 
for electrons(,~. The parameters DI, and OI,. are the ionization 
rates for holes and electrons, respectively~.~. The boundary 
conditions set by the width of the space charge region, such 
that equation (1) and (2) are satisfied, have been obtained~141 
With these conditions met, the following equation was derived 
to describe the breakdown voltage of a linearly graded junc-
. [,lj 
t1on. 
( J) 
• Wis the space charge region width, Em is the maximum 
electric field, and a is the impurity gradient. For silicon, 
the maxim11m field can be defined as 
r 
'/ Jl /O (4) 
where N3 is the background concentration and a is given by 
' 
0- • flo • N.. 
·" C,001 
-1-. t ( 5) 
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The br!akdown voltag! can be inc~eased as the -oarameter a 
• 
:3 decr!ased or as the space charg9 r~gion is pe~itted more 
3nace ~Y incr~asi~g the physical dimensions o! the tubs. From 
• 
... - ... O! ~ • .:>Ze, detailed :nformat:on is given about the 
rel3tio~sh:? ~et~een the br9akdown voltag9 versus a and the 
~e?let:.on ·,.:.:!~hat ':Jreak1own ,,e~sus a (Se~ Fig,..1r9s 1 and 2 
~elow.) 
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Figure 2b 
To create a junction with tke desired characteristics, 
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t4 an a of the order lxlO or le11 ls required. With th• 
parameter a chosen, the depletion width at breakdown i1 
determined to be between 12 microns and 15 microns. The 
larger depletion width is used in the final desl~n. 
From equation (5) No-~ is evaluated. It lies in the 
,r ·J ,t ·t 
range from 4.0xlO cm to S.OxlO cm • Finally, the 
maximum field is estimated to be JxlO.rV/cm with N1 appro-
,r -~ 
ximately equal to lxlO cm • Therefore, the impurity grad-
ient is decreased and the space for the depletion width 
spread increased. The following figures depict the new 
drain-to-source p-n junction, A, plus the second, B, and 
third, C, junctions. 
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F·tgure 4 
Next, the junction radius of curvature must be considered. 
The potential and the electric field can be found for either the 
h . l . . (,I] S . f i 11 cylindrical or sp er1ca Junction. peel ca y, 
and 
'\J,.., V<,.) • -~ 
£ 
_, .i. [r le .. >] • 
,. J.~ 
(r) 
for a cylindrical junction and 
I 
(6) 
(7) 
( 8) 
for a spherical junction. From equations (7) and (8), ,,~J 
can be integrated to give 
'(' 
~ t. (r) • I 
, r" 
~ 
The constant C must be chosen to satisfy equations (1) 
and (2). The charge density is defined for a linearly graded 
junction as 
e<r) :: -i 0.. ( f'- r-;.) r; ' r ' ,.a.. (10) 
For linearly graded junctions, based upon the work of 
·S. Sze and G. Gibbons, it is found that the breakdown voltage 
' 
for plane, cylindricai and spherical junctions differ by 
c,J) 
approximately 5 per cent or less. 
10 
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~ a tirst approximation, th• con•tant C i1 
eatimated by aaaumino an r; value trom the 100 volt deaion. 
rurthermore, a reasonable approximation of r, and r& is made 
realizin9 that the decreased value of the linear constant, a, 
implies a oreater r, and r.a. tor the 200 volt desion. C is 
calculated by 
C • 
~ 
setting E(r) equal to 
. .,Q. I ~,. ,. ,,. -,.~ > .l .. J 
t, 'i 
• ,s-, " 
,;. • ~ 2•.t.~.r a ,o..,,..c 
zero at r, or ra. • 
~') 
- A 2. 
" 
-4 
r. • ~ s 2. r.. :: 4. S- x. /O c,,,,i. 
The maximum field occurs at r•ri. Therefore, r (r) 
is zero and the maximwa field for a cylindrical junction is 
approximately, 
... 
E.,.Cr) • a 
= s .. ,a 
<· ,. 
t (CA'\) 
• • This shows that the field value above compares favor-
ably with the maximum electric field calculated earlier and 
is in line with the theory. 
11 
With the basic concepts, parameters, and deai;n under-
stood, the next step is to simulate the process creatinQ the 
devices. The 100 volt process is described as a 3.5 micron, 
self-aligned twin tub, CMOS process. Refer to Table 1 for 
details concerning the basic process. A desion constraint 
for the 200 volt devices is that the new process must not 
deviate significantly from the 100 volt proce•s. The manu-
facture analysis is accomplished with BICEPS (Bell Inte-
grated Circuit Engineering Process Simulator). From Figures 
3 and 4, it can be seen that then- and p- areas require 
special treatment. The method to be incorporated into 
the process is a departure from the self-ali~ned nature 
of then-tub and p-tub in the original process. Figure 5 
shows the original and the new process overlaid. Then-tub 
and p-tub implants are separated by 6 microns and allowed 
to diffuse toward one another. Once then-tub implant is 
performed a protective oxide is grown on the exposed silicon 
surface and the 6 microns of masking material (nitride) is 
removed. Once this is accomplished the oxide mask for the 
~-tub implant is grown and the process continues unchanged 
to the end. 
12 
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TABLE l 
lOOV CMOS PROCESS 
Photoresist Levels 
p-well 
n-tub 
oasad 
shadow 
vt adjust 
poly 1 
n+ 
window 
metal 
passivation 
• 
...... 
N•TUI 
__ .,, 
,-wcu.. 
,-WILi. 
Comment• 
-defines ntub and ptub areas. 
-defines the oate, source, and drain 
of the HV n-channel FETs and both 
LV FETs. All receive the chanstop 
implant. 
-defines the gate, source, and drain 
of the HV p-channel FETs and prevents 
the chanstop implant from affecting 
the drain-to-source junction. 
PROCESS c6J 
•• ,-..u. 
---
WINDOW 
,-wcu. 
.... .... ..... --- .... , 
' 
POLY 
----
··"" 
----
.. ,, .__., 
,-wcu. 
,-wcu. 
MITAL 
, 
NITRIOI 
14 
,-WCP.L 
..... __ ,. 
___ _, ~-----' 
Th• results of the simulations for th• 10 micron drift 
regions appear in Fi9ures 6 and 7 below. Figure 6 depicts th• 
high voltage p-channel device. The impurity concentrations ar• 
appropriate and give the correct linear graded constant, a. 
The tubs, however, are only 10 microns wide which inmplies that 
the best breakdown voltage is in the range -195 to -205 volts. 
The high voltage n-channel FET has some obvious problems. 
First, the tub junction is several microns away from the 
gate oxide beneath the field oxide. The threshold voltage 
will be very high, that is, 3-4 volts. Furthermore, the 
diffusion processes have created a protuberance into the 
tub which decreases the space for depletion width spread to 
5 or 6 microns. The breakdown voltage should be approximately 
120 to 140 volts. Both of these difficulties can be alleviated 
in part by eliminating the boron chanstop implant. Another 
simulation was run with this correction and the result is 
in Figure a. The junction is centered well. The expected 
threshold voltage is .7 to .9 volts. The breakdown voltage, 
however, is anticipated to remain low because of the peak 
surface concentrations. From the simulation (see Figure 9), 
'' No • '-·' ~ 10 
fl,. • 
15 
C, 
• 
• 
Q 
• 
• 
N 
N 
0 
• 
• 
0 
• 
• 
0 
• 
0 
l!CS,13 
-s.o 
\. 
p-11••• dep ~o reflow ~ enneal 
I I 
o.o s.o 10.0 15.0 
4i 1 : 29 ~!:pt!f-•(!lf!CilONS) 
• 
200V P CHANNEL 
16 
A•1. OS• 14 
••2.0Z•14 
C:•4. OS• 14 
D•I.OS•14 
S•1.IS•15 
P•l.2S•15 
G•l.•S•15 
••1. lS• 11 
I•2.IS•11 
J•5.1Z•11 
K•1. OS• 17 
L•2.0S•17 
..... , •. ,, 
••l.2S•17 
0•1.1&•11 
P•J.3S•11 
Q•I.IS•11 
a•1.JS•11 
a&f COJIC 
I 
20. 0 25.0 
Figure 6 
1ICEPl3 01/11/11: bYcaoa•2d•ori9inal d••ia• ncbaa wit~ a 
LINE• 95: ptl••• tlov to anneal 
C) 
• 
'° ________ .............. - ...... - ..... --. ................ ,.._-----..... -----,., 
0 
• 
• 
N 
N 
0 
• 
a, 
... 
• 
0 
• 
a.n 
• 
0 
• 
0 
' 
I I 
-2.S 
I 
' o.o 2.s s.o 1.s 
08/19/81 
bin•Jl907 14
: ss ~tp~m-C !ftC\tONS) 
N CHANNEL WITH CHANSTOP ~MPLANT 
17 
I 
A• 1. 01• 14 
B•2.01•14 
C•4.0E•14 
D•l.01•14 
E•1.6E•15 
P•J.21•15 
C•6.41+15 
B•1.JE+18 
I•2.61+16 
J•5.11+16 
X•1.0E+17 
L•2.01+17 
M•4. 11+ 17 
N•l.21+17 
0•1.61+11 
P•J.31+11 
Q•l.61+11 
l.•1.31+11 
Rft CORC 
10. 0 12. 5 
Figure 7 
IICSPIJ 04/13/111 IIYCIIOI • 2D • •ca 
-
LilfS- 17: IOLAIIT Pac)ltm.avl <• PLGI) 
0 
• 
'° ..... ----..-....-..--,--.....-i~,.....-----..--........ - .... ------,.,, A•1. DI• 14 
a•2.D1•14 
C•4.01•14 
In 
• 
D•I.D1•14 
~ •• ,., •• ,s 
,., l'•J.21•15 
Gal., •• 15" 
••1.31•11 
0 I•2.11•11 
• 
r-- J'•S.11•11 
N K•1.01•17 
~ 
en L•
2.01+17 
z •. ,., •. ,, 
OLn 
a: • 
••l.21+17 
CJN 0•1. , •• 11 
t-4 N P•3.l1+11 
z 
....., a••·•••11 
••1.Jl•11 
zo 
0 • 
M CD 
E-4 ~ 
H 
en • 
0 
0.. &n 
• 
..l ,., 
<.-
0: 
(IJ 
E-4 
< 
... 10 
• 
°' 
• 
• 
0 
• 
0 
I I I 
-3.75 o.oo J.7s ,.so 11.2s 15 • 00 18. 7 
biti\~1' 11 = 33 'l!l:P!tr•c 1ft c1!oNs > 
, 
N CHANNEL WITH NO CHANSTOP IMPLANT 18 Figure 8 
• 
IIC&fll 04/13/11: IIVCIIOI • 2D • •ca 
. CNF.• 10l: oaT OIIDATIOII 
... 
'b 
... 
0 
'b 
"' t-o 
r 
.. 
... 0 
,-
911! 
0 
CJ 
6 
. 
; 
' 
,,.. 
. 
I 
I 
' 
-~ 
... ' 
o. 0 
' 
a ,1/1:111-: 
biA•Rl21 
. 
. 
~ . 
' 
I I 
-
l 
I 
. 
-
fJ AllSDIC 
€
) aoao• 
6 ,11os•ao• 
. . 
. 
; 
. ; . l ' ' 
I 
.. I : 
. 
• '. 
' 
I 
-
~ 
. 
r 
. 
. 
I 
. 
. • 
' 
. 
I . . 
. 
. . . 
I I 
_,, 
/ 
ta. :!HE T ' 
' 
r 
.
..... I 
' 
I 
' ~ I IJ 
~ 
' 
~ I l 
I 
' I I 
' 
f 
I { I I ' 
t I ' I I 
I / 
L... ' - - I - -
_.ic_u 
-
,_ 
-
J 
I I I 
7.2 14. 4 21. 6 
LENGTH (MICRONS) 
11:41:41 fraa• no. 31 
N CHANNEL PROFIL~ 
19 
:Z,01• 0.00 
= 
i 
. 
• 
-
-
. 
. 
• ' 
-
c:::: -
t 
I II 
' 
. 
' \ ' 
I I \ I 
I \ I i 
·- J ,~, 
-· 
,_ 
I I I 
' 28.8 36.0 
thereto re 
c1 • 
which gives 
V1 r /JOV 
,, 
a J. ~ A 10 
Proceeding with the analysis, once the doping profiles 
tu c~ 
are obtained from BICEPS, the computer progam DEVICE (Device 
Engineering of VLSI Circuit Elements) confirmes, in part, 
the operating ability of the structures. This routine 
calculates the vertical, parallel, and total electric field 
generated across the device by whatever voltage specified 
by the input format. The ionization integrals, equations (1) 
and (2), for different trajectories can be calculated. A 
determination of where and how breakdown will occur i.1, there-
fore,· made. The P-MOS results suggestes that the breakdown 
due to a high electric field takes place at the p-/n-junction 
at or near the surface with voltages in excess of 200 volts. 
Although the DEVICE output data indicates a high breakdown, 
the program cannot be used as the definitive indicatio·n of the 
success of·this·desi-gn. It indicates that the design should 
.. 
function in the range required. 
The results o! the DEVICE simulations appear in Figures 
10 and 11. Ignoring the huge electric fields at the drains 
which are unexplained artifacts of the software, the picture 
• 
of the electric fields becomes the typical pyramid shape with 
- -its peak at the p -n junction. For the p-channel device, the 
maximum field at -200 volts is approximately 1.7 x 105 V/cm. 
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l 
PRINT or '18! EL!CliIC FIELD (VOLT/CM) PAIT: 3 
24 
21.231 
1 
2 
3 
4 
5 
6 
7 
8 
0.000 
0.385 
0.769 
l.154 
l .538 
1.923 
2.308 
2.692 
21 
ll.46l 
2.178!•0! 
2.172!•05 
2.122!•05 
1.960!•05 
1.981!•05 
1.866!•05 
1.898!•05 
\ ... 
22 
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2.007!•05 
23 
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l.724E•OS 
25 
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l.18SE•04 
.304!•04 
. 
9.440!•04 
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- rff!t.1) Ac.Aoss -ri,I~ n-!i,1/p-Ci.,6 Tv,..JcTi•N °~ -r;.,4 
#1&-H Vol..~l'/4-£ N·'1#AAJl\lf,L ~VIC.£. 
22 i. 
Then-channel maximum field is 4.68 x 105 V/cm. 
This is well above the critical field and implies that the 
device is into the impact ionization regime. 
EXP ER r:.~E:fT: 
The first lot of wafers was manufactured using the new 
process wihtout increasing the size of the drift region, 
• l I e I f 
the transistors possessed a 10 micron drift region. The 
changes made to the p-tub/n-tub junction created the desired 
linearly graded constant for the p-channel MOSFET but not 
for then-channel MOSFET, as expected. 
The results of the first models confirm·.! the simulations. 
The p-channel device achieves a -205 volt breakdown voltage 
while then-channel device achieves a 1)0 volt breakdown 
although the source-to-n+ guard ring junction c~fl withstand 
a reverse voltage of 200 volts as expected (Figures 12 and 1;). 
Then-channel FET without the chanstop implant ha$ a threshold 
voltage in the correct range (see Figure 14). 
100 V CMOS 
NCH P CH 
135 -1J5 
150 EV ... -150 
Ron (10x100 m, VGS=10V, VDS=1V) 
710 2000 
gm 4e-6 1.Je-6 
' go 5,?e-7 2e-8 
Vt .8 
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The results of the experiments confirms that the chan-
stop implant must be excluded from the high voltage n-channel 
device drain-to-source junction, but included in the linearly 
graded diode source-to-n+ guard ring. Furthermore, it has 
become clear that a double n-tub implant is required. A 
BICEPS simulation is presented for an n-channel FET re-
~. 
ceiving half the implant dose used originally. Figure 15 
shows the results. The DEVICE simulation in Figure 16 
shows that the peak electric field is about 3.lxlO V/cm 
at 200 volts. The final designs for both devices appear in 
Figures 17-20. These devices have the 15 micron drift regions, 
but each has its own n-tub profile. The new process, in 
Table 2, deviates from the original be departing from the 
self-aligned nature of the twin tubs and includes an 
extra implant, two new photoresist passes, and one added 
heat treatment. 
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TABLE 2 
200V HV-CMOS PROCESS 
Photoresist Levels 
p-well 
n-tubl 
n-tub2 
n-tub etch back 
gasad 
shadow 
vt adjust 
poly 1 
n+ 
window 
metal 
passivation 
•· 
Comments 
-for HV p-channel and both LV devices. 
-for HV n-channel devices 
-a protective oxide is grown to 
protect the silicon surface prior 
to etch. 
-gate, source, and drain of the LV 
devices. Includes the guard ring 
diodes of the HV devices. All 
receive the chanstop implant • 
-gate, source, and drain of the 
HV devices. The drain-to-source 
diodes receive no chanstop implant. 
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n channel electric field with unique ntub 
1 
PIINT or IHI !L!ClilC rtnD (VOLT/Qt) 
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CONCLUSIONS: 
A 200 volt CMOS design is completed. A comparison of 
of the 100V CMOS with the 200V CMOS shows that the device 
physics, as discussed in the theory section, requires that 
the new devices have a lower linearly graded constant, lower 
impurity concentrations, and a larger drift region. Earlier 
it was mentioned that it is desirable to remain within the 
geometric dimensions of the 100 volt device. The experiments 
indicate that this is not possible for the drift region. 
Furthermore, then-tub and p-tub impurity profiles require 
a given amount of symmetry about the drain-to-source junction. 
What is meant by this is that the profiles which are success-
ful for the p-channel device cannot be turned around and used 
successfully in then-channel device. It is clear that the 
field oxide grown at the drain over the drift region alters 
impurity concentrations at the surface significantly. This 
leads directly to the need for separate n-tub implants to 
gaurantee proper doping concentrations (as depicted in Figures 
18 and 20). 
The fabrication of these devices is novel in that the 
changes to the lOOV process adds only two photolithographic 
passes, one _extra implant, a thin oxide growth, and an extra 
etch. The result is a CMOS circuit with double ·the operational 
voltage ra,nge,. The s impl ic i ty of the etch back process is the 
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major processing step. Extra masking steps and added 
implants are avoided to achieve the desired profiles across 
the junctions. 
The intermediate results, since the final design is 
yet to be constructed, depict a -200V p-channel transistor. 
The forward characteristics compare favorably with the lOOV 
device. The on resistance is higher by 251 and the trans-
conductance lower by 251 which are expected. These can 
be corrected by increasing the width of the device. 
Further work is required to determine the best methods 
for constructing these complementary devices. Consideration 
is given to the advantages of using a higher dose and higher 
energy n-tub2 implant. This is expected to insure that no 
punchthrough effects. occur from then+ drain to the p-well 
through an n-tub which is too lightly doped. 
The interest in this technology comes from the ability 
to integrate low voltage devices with high voltage devices. 
This is shown to be possible up to 200 volts. Certainly, the 
limits can be pushed further at the expense of increased chip 
size. There is reason to expect digital, high voltage CMOS to 
encroach upon the domain usually relegated to high voltage, inte-
grated CMOS and Bipolar technology. CMOS technology is well char-
acterized, it provides a high level of integration, and it is 
• • 
is easily introduced into today's digital systems. Integrating 
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hi~h volta9e CMOS transistors with the finer line low voltage 
devices is the next logical move for this technology. At that 
level of integration, an ac, plasma, flat panel will handle 
televideo signals. 
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